RISC-V Floating-Point CPU project

Yuval Gerzon 205738024

David Jotkowitz 323601013

RISC-V CPU with floating point support implementation

Under the supervision of Dr. Amit Berman

Table of contents

…

Abstract**3**

Symbols and abbreviations4

Introduction and previous work review5-12

CPU flow**13**

Verifying software reference model14-16

Hardware planning and implementation17-21

Hardware tests22-39

Synthesis40-42

Summary43

Sources and bibliography44

Abstract

In our project, we have implemented a CPU supporting arithmetic Floating-Point operations defined by RISC-V ISA.

We planned a reference software model of our chip in order to test our hardware implementation and tested the model itself with complex arithmetic computations. We did this by using Taylor expansions and other calculus methods to compute values manually and then made sure our model was consistent with the calculations.

The hardware itself was logically designed using Verilog, and used us to implement complexed arithmetic operations, such as addition, subtraction, multiplication, division and square root, as well as non-arithmetic operations, such as comparison and MIN/MAX.

In some cases, the implementation of different operations and behavior of our system required complex planning. For example, adding square root required a support of multi-clock operations to our design, which resulted in a stall mechanism for the pipeline excepting only the ALU, which had to be enabled to work for a few clock cycles with the same input to then generate a complex operation. This change required complex control logic for the whole pipeline.

Symbols and abbreviations

…

ADD - addition

ALU – arithmetic logic unit

CPU – central processing unit

DIV - division

FP - Floating point

FP-32 – 32-bit floating point

ISA – instruction set architecture

MUL - multiplication

RISC – reduced instruction architect

SQRT – square root

Spec – specifications

SUB - subtraction

…

Introduction and previous work review

RISC architecture

The RISC (reduced instruction set computer) architecture is an improvement on existing CISC (complex instruction set computer) architecture that was introduced in the early 1980’s. The first microprocessors developed a decade earlier did not have the capability to store in its RAM too many instructions at once, so the architecture utilized in those microprocessors emphasized the ability to unpack few complex instructions to long procedures, each taking several clock-cycles to perform.

With the advance of RAM technology, the need for short programs became obsolete, and the development began of a new architecture that could improve the time efficiency of programs running on it. This was manifested in the RISC architecture - each command in its instruction set runs on just one clock cycle. This allowed for an efficient pipelining of programs, reducing the time it took for each program to run.

The inherent downside of the RISC ISA is that its commands must be simple, so each program must be expanded to delineate its process in bare-bones operations on and between its general-purpose registers, and memory-addressing requests. Also, more memory caches and general-purpose registers are needed, so that between commands not too much time will be spent retrieving data. Nevertheless, today many chip developers have decided to stick with RISC architecture anyway.

A table comparing the RISC and CISC ISAs:

|  |  |  |
| --- | --- | --- |
|  | RISC | CISC |
| Amount of general-purpose registers necessary | More | Less |
| Datatypes | Usually two (int and float) | Usually more than two |
| Instructions | Load/store general registers, operations on datatypes in registers | Correspond to datatypes |
| Instruction formats | Fixed length, two main types:  Load/store,  R = R op R | Variable length, many types:  Load/store,  R = R op R,  R =Mem op R,  M =Mem op Mem |
| Encoding | 1 instruction= 1operand or  1 operation | 1 instruction= 1 statement |
| Design objective | Trade off program length,  minimize time to execute  instruction | Minimum program length  Maximum work/instruction |
| Implementation | Hard-wired processor and  software. Fast processor and  fast cache for instructions;  instructions take one clock  cycle; simple pipeline | Microprogrammed processor; slow primary memory and  fast clock: instructions take  variable time; pipeline is  complex; larger implementation  may result in longer  design time |
| Caching | Essential for instructions | Useful |
| Compiler design | Should stress best ordering | Should stress finding right  instructions |
| Philosophy | Move all functions to  software | Move any useful software  function into hardware,  including diagnostics. |

The RISC-V ISA

RISC-V is a free and open ISA first developed by engineers at Berkley university of California in 2010 as part of the [Parallel Computing Laboratory](https://parlab.eecs.berkeley.edu/) (Par Lab) originally with academic intentions in mind (research and education). Today, the RISC-V ISA is used both in academia and in the hardware industry for various needs. The RISC-V (often referred to as RV) ISA, unlike other ISAs, is not protected by corporate copyright but rather guaranteed by Berkley university to be free of use and accessible to all.

It has two main memory addressing variants: 32-bit and 64-bit, as well as 128-bit expansion with less practical uses nowadays.

RISC-V ISA supports multicore implementations, which can allow better overall latency and throughput to the microprocessor when comparing to a single-core implementation.

RISC-V supports the 2008 IEEE-754 floating-point standard[[1]](#footnote-2) which allows us to plan a micro-architecture that supports floating point operations. The support includes single-precision floating-point registers denotated by “F” (for floating-point) for four byte (32-bit) floating point number representation, double-precision floating-point registers denotated by “D” (for double-precision) for eight byte (64-bit) floating point number representation, as well as the less commonly used quad-precision floating-point registers denotated by “Q” (for Quad-precision) for sixteen byte (128-bit) floating point number representation. The “Q” extension requires RV64 and would not operate on RV32. In addition to the floating-point extension, RISC-V ISA holds support for an integer register extension denotated by “I”, multiplication and division for integers denotated by “M”, and the standard atomic instruction extension denoted by “A” which supports inter-processor synchronization operations.

All the above except “Q” are the standard extensions “IMAFD” abbreviated as “G” (for example RV32G).

RV has various lengths for instructions, but our main focus will be on the 32-bit instructions, which are commonly most used. The 32-bit instruction will be of the following format:

Other formats are one of the following:

Table

Description automatically generated

Memory of RISC-V

As mentioned before, RV ISA has two main address space variants, 32-bit and 64-bit, as well as the less commonly used 128-bit. We will focus on the first two and on floating-point extension registers, meaning “F”, “D” and “Q” extensions.

Register file – “F” extension has a register-file of thirty-two registers, each 32 bits long. The registers are marked f0-f31. The “D” extension widens the register file so that each register has 64 bits. Similarly to the “D” extension, the “Q” extension widens the registers to have 128-bits in order to represent Quad-precision floating point numbers. Nevertheless, all standard operations remain 32-bit.

Other than that, both RV32G and RV64G include an additional 32-bit Floating-Point Control and Status Register (FCSR). It holds values that can determine the flow of the processor and has bits that are automatically raised during the flow, such as when there occurs an overflow in the arithmetic operation. This register is a part of “F” extension and in use also for “D” and “Q” extensions. The FCSR has the following form:

Table

Description automatically generated

With the following uses:

For arithmetic operations, if the RM field of the instruction is set to "dynamic rounding mode” then the ALU will read the rounding mode from the FCSR. The general rounding modes are given in the following table:

Text, table

Description automatically generated

The automatically raised flags in the FCSR are as follows:

Table

Description automatically generated

Overflow occurs when a result is too large to represent in the supported format, due to limitations of floating-point representation (see relevant section below). Similarly, underflow occurs when the absolute value of the result is too small to be represented by the supported format.

The Inexact flag is raised occurs when the result is rounded.

Cache – cache memory is not a part of the RV architecture, but an addition, with various implementations. Different cache technologies allow architectures to plan and manufacture cache memory that would benefit their micro-architecture, and there is no single standard to logic or physical design of this part of memory.

Ram - Addresses compatible to 32- or 64-bit format respectively to RV32G and RV64G. Note that a register containing an address cannot be of a floating-point format register, but rather an address. Therefore, a distinct set of registers is required for operations requiring addresses, with compatibility to either 32- or 64-bit format.

Floating point

The floating-point type has a twofold advantage over the integer type. It can represent numbers well over the simple binary range in a given number of bits and it can represent fractions. The disadvantage of floating points is that they are usually not completely accurate.

The floating point splits the bits into three parts: the sign (which is always one bit), the exponent (which length varies according to the type of floating-point precision), and the mantissa (also called the fraction, which length also varies). The exponent is represented in regular binary. The mantissa is a fraction, with each bit representing two to the negative power of the bit’s significance. A base number is also assigned that corresponds to half the value of the upper range of the exponent.

The value of the floating point is calculated thus:



There are exceptional cases: if the exponent is at its highest value (all ones) then the floating point will represent infinite if the mantissa is all zeros, otherwise it will represent a non-existent value (NaN). Also, if the exponent is at its lowest value (all zeros), then the floating point will take on the value:



It is understood that the hardware actions necessary for operations on floating points are different than those for integers, thereby needing a different control for the data path of the processor.

The format of a single-precision (32 bit) floating point is:

Diagram

Description automatically generated

And the format for a double-precision (64 bit) floating point is:

Diagram

Description automatically generated

In the same vein, there is a quad- precision (128 bit) type of floating point, but it is less commonly used. Theoretically, there is no end to the progress towards greater and greater levels of precision, which might be utilized in the future.

Implementing floating point instructions on RISC-V

All floating-point operations involve two registers at least. In some exceptional cases, the register-register operations involve more than two registers, though the common operations involve only two. All following operations contain 32-bit instruction; therefore, we will present both RV32G and RV64G at once.

As mentioned before, different floating-point representations vary from 32-bit to 128-bit, and so do the instructions. For different operations, we will declare the length of the used register by using different bits, as we will explain.

For load and store operations (memory operations):

Timeline

Description automatically generated



Where “width” field varies for different extensions (“F”/”S”,”D”,”Q”)

The table below gives us additional information about the op-codes for different formats in all the following instructions:

|  |  |  |
| --- | --- | --- |
| Fmt field | Mnemonic | Meaning |
| 00 | S | 32-bit single-precision |
| 01 | D | 64-bit double-precision |
| 10 | - | - |
| 11 | Q | 128-bit quad-precision |

Where the fmt field varies according to the relevant extension in the arithmetic operation. The general form for the arithmetic operations is:

Table

Description automatically generated

There is also a unique arithmetic operation for floating points that multiplies two numbers and then adds or subtracts a third number from the result. It is in a similar format as the other arithmetic instructions:

Graphical user interface, table

Description automatically generated

Where MADD stands for multiplication-addition and MSUB stands for multiplication-substitution.

In some cases, we need to be able to convert from a floating-point representation to an integer representation or vice versa. For that, we will use the different FCVT instructions:

Graphical user interface, application

Description automatically generated

If the floating-point number is out of range of the required integer, then the relevant flag will signal the exception and the integer will be set to one of the values according to the next table:

Table

Description automatically generated

Similarly, we can convert double to single-precision, quad to double-precision, quad to single- precision and vice versa using the following operands:

Graphical user interface, table

Description automatically generated

Graphical user interface, application, table

Description automatically generated

In all conversions the result will be rounded according to the rm field, just as in arithmetic operations. Note that quad-precision is more precise than both double and single-precision, and double-precision is more precise than single-precision, therefore rounding will be essential when reducing precision.

Comparing floats is done using the FCMP instruction. It compounds three different comparison operations: marked with EQ (equal) LT (less-then) and LE (less or equal):

Graphical user interface, application, table

Description automatically generated

The sign injunction instruction FSGNJ takes the mantissa and exponent bits from the first register but will take the sign bit according to the RM field. In J mode the second register’s sign bit is used, in JN mode the second register’s not-sign bit is used, and in JX mode the sign will be the result of a xor operation between the two registers’ signs. The instruction is defined to all three extensions (“F”, “D”, “Q”) and is of the form:

Graphical user interface, application


Description automatically generated

The classify instruction FCLASS examines a floating point register to determine its class and marks a specific bit in the destination register to mark the register’s class according to the table:

Text, table

Description automatically generated

The general form of the instruction is:



In our project, we implemented a RISC-V Floating-Point CPU supporting both arithmetic operations and logic operations (such as FCMP and MIN/MAX).

CPU flow

The full flow for an instruction, from reading it in the instruction memory to writing its result either in the system memory or the register file, was not integral to our project. We focused more on the aspect of the actual operations on floating point registers. However, we did implement a full CPU in the reference model and the hardware.

As a reference model for testing our hardware, we implemented a software model of a full RISC-V pipelined CPU. The model was written in Python3.

We simulated in our model and finally implemented in our hardware the following five stages for the micro-processor:

* Instruction fetch
* Instruction decode
* Execute
* Memory
* Write back

In addition, we also implemented a control unit, which enabled the work of the software model. The control logic included a special operation which enabled a “halt” for all the CPU units except the ALU, in order to implement operations that required multiple clock cycles (for example SQRT). That way, we entered “bubbles” all along the pipeline while long operations were executed.

Moreover, we implemented a register file that represented floating-points bitwise. By doing so, we were able to access every bit of data, so comparing the results of the software model and the results of the hardware implantation were significantly more accessible and the work of verification more efficient. The instructions themselves were also implemented bitwise in the simulation.

As an example, the full flow of an FADD instruction would go as follows:

Diagram

Description automatically generated

The PC counter automatically increments by 4 at every clock (unless stopped by the control). When the PC reaches the FADD instruction address, the instruction is read into the control unit. In the following cycle, the control unit gives the addresses for RS1 and RS2 to the REG\_FILE to be read. Next, it gives ‘RS1’ and ‘RS2’ to the MUXs that determine the arguments going into the ALU and sends the operation type ‘FADD’ and the RM ‘DYN\_RM’ to the ALU. The DYN\_RM itself is read from the FCSR. The ALU outputs the operation result, and flags for the FCSR that were raised during the operation, such as the OF flag. Next, the control sends ‘0’ to the WR\_EN for the system memory (we only want to write into a register) and ‘ALU’ for the WB into the REG\_FILE. Finally, the control sends the address for ‘RD’ and ‘1’ for the ‘WR\_EN’ to the REG\_FILE.

After finishing both reference model and hardware planning, we compared the results of each test for the hardware and verified it with the software model.

Verifying software reference model

In order to verify the correctness of the software reference model, we used known calculations that require a large amount of operations. By showing that those calculation converge to the manually-computed value we deduced that the model is correct.

Taylor expansions and geometric series are a convenient way to get such tests. The solution can be calculated by a long series of calculations, or by an easily solved formula. To test all our mathematical operations, we chose one Taylor expansion and two series, which covered all our operations. The massive repetition of calculations needed in each expansion or series was crucial to the test, due to the diversity of cases it presented.

These are the expansions and series we implemented:

1.

Exponent:

This test checks addition (meaning same signs), multiplication (for x different than 1) and division.

Test for x=1 (basic) and for x=1.11

Implemented by:

ADDi R1 R0 x //R1 is forever x

ADDi R2 R0 1 //current element, starts as 1

ADDi R3 R0 1 //R3 = 1//iterator, starts as 1

ADDi R4 R0 1 //R4 = 1//overall sum, starts as 1

ADDi R5 R0 1 //R5 is forever 1

Loop:

Mul R2 R2 R1 //R2 = R2\*R1

Div R2 R2 R3 //R2 = R2/R3

Add R4 R4 R2 //R4+=R2

Add R3 R3 R5 //R3++

Simulation Result (with x=1, 20 iterations):

Final result: 2.7182819843292236

Actual value: 2.718281828…

2.

Infinite geometric series (with sqrt):

This test checks addition (meaning same signs) and sqrt.

Implemented by:

ADDI R1 R0 x //R1 is forever x = a

ADD R2 R1 R0 // (current element) ^2, starts as x

//no R3 yet

ADDI R4 R0 1 //R4 = 1//overall sum, starts as 1

Loop:

Sqrt R3 R2 //R3 = sqrt(R2)

Mul R2 R2 R1 //R2 = R2\*x

Add R4 R4 R3 //R4+=R3

Simulation Resul (using a=0.25, 50 iterations):

Final result: 1.9999998807907104

Actual value: 2

3.

Infinite geometric series (with an alternating sign):

Checks addition (meaning same signs) and subtraction (meaning different signs, only for ).

Implemented by:

ADDI R1 R0 x //R1 is forever x

ADD R2 R1 R0 //|current element|, starts as x

//no R3

ADDI R4 R0 1 //R4 = 1//overall sum, starts as 1

Loop:

Sub R4 R4 R2

Mul R2 R2 R1

Add R4 R4 R2

Mul R2 R2 R1

Simulation result (using a = 0.25, 20 iterations):

Final result: 0.800000011920929

Actual value: 0.8

Note that the value is never the exact mathematical value, but it is still correct for the following reasons:

* Taylor expansions, as well as the sum of geometric series, is only equal to the mentioned value for , hence at the limit. Therefore, we should not expect it to converge to the exact value, but it should be close enough.
* The precision of FP-32 (and any representation actually) is limited. In our case, FP-32 can be accurate at about 7-8 digits (varies between different cases), and therefore our conversion is good enough, and achieved the needed result. We would like to mention that the error in its Lagrange form gives us the boundaries of the error, and our error was always in between those boundaries.

As for the non-arithmetic operations, those were checked separately with different inputs in order to achieve full coverage.

Hardware planning and implementation

We implemented a five-stage pipelined RISC-V FP-32 CPU with the following design:

Diagram

Description automatically generated

We based our Addition, Subtraction, Multiplication and Division operations on William Stallings “Computer Organization and Architecture 6th edition”.

We implemented the following arithmetic operations:

Addition and Subtraction:

Diagram

Description automatically generated

Multiplication:

Diagram

Description automatically generated

Division:

Diagram

Description automatically generated

Both the addition and the subtraction models presented a challenge: to find the first bit that is “one” using hardware components is not so simple. To overcome this problem, we chose to implement hardware that is essentially a giant MUX. This forwards the proper bits to the final mantissa according to where the first “one” in the calculated mantissa is. To facilitate the RTL writing we wrote a script that automatically writes System-Verilog code for us.

SQRT:

The square-root (SQRT) was implemented as a multi-clock operation, implemented by a Taylor series with no error within the resolution of single-precision registers. We used the following formula:

In our case, we chose to be half of the exponent, because it is a good approximation of the expected result, and therefore a good point for the Taylor expansion (the simplicity of generating a close approximation of a square root is one of the great advantages of floating-point architecture).

Although seems to use a division, this can be implemented by subtraction of exponents alone, because consists only of an exponent twice as big as , hence is the exact exponent of the input number or smaller by 1. By knowing that, we could save resources and time of execution.

Moreover, the numbers are constants that are frequently used, and therefore hard coded to the module to save time and energy for re-use.

Other than that, we used our multiplication module to get and our subtraction to accumulate the results.

The final multiplication with can also be implemented with exponent addition, because once again it is a number consisting of an exponent only.

After calculating the Lagrange error and the terms of the Taylor expansion, we concluded that six cycles of the Execution unit were the minimum needed to output an error-less square root value. The determined stages go as follows:

1. Calculation of and , division of and subtraction of . This will be the basis of all the following calculations.
2. Calculation of and
3. Calculation of and
4. Calculation of and
5. Calculation of and
6. Calculation of the final result:

We chose to use multiplication for the final result, because the multiplying module was already in place at the SQRT module.

Note that while the SQRT is working, the control halts the whole pipeline.

Non-arithmetic operations:

In addition to the arithmetic operations, we also implemented the MIN-MAX operation and the Comparison operation. Both consist of the following logic, with different outputs:

If the sign of the inputs is different, the negative is the smaller, and the positive is the larger.

Else, If the exponent of the inputs is different, the one with the larger exponent is the larger in case of common positive sign and the smaller in case of common negative sign.

Else, If the mantissa of the inputs is different, the one with the larger mantissa is the larger in case of common positive sign and the smaller in case of common negative sign

Else, the two inputs are equal.

We used a few flags:

* Equal
* Less than

Those two alone are set by the logic presented above; they determine the output.

The compare function has three rounding modes:

* LE (less or equal)
* LT (less than)
* EQ (equal)

The output is determined by the mode and the two flags mentioned above, where LE check for Equal **or** less than while the other two check a single flag alone.


The output would be accordingly 1 if true or 0 if false.

For MIN-MAX, a similar logic to what we presented will choose the correct register input and send it to the output instead of a binary result. In case of two equal inputs, the output can be either one of the inputs.

Hardware tests

ADD:


Addition, without needing to add to the larger exponent, where the second operand is larger because of its exponent:



Table

Description automatically generated with medium confidence


Addition, with needing to add to the larger exponent, because of the exponent, where the first is larger because of its mantissa:



A picture containing table

Description automatically generated


Addition, with needing to add to the larger exponent, because of the mantissa (this is not a special case, but we will include it anyway), where the first is larger because of its exponent:



Chart

Description automatically generated


No change, because the first operand is more than 24 powers of 2 larger than the second operand:



A picture containing chart

Description automatically generated


On the verge of there being no change:



Letter

Description automatically generated


Overflow of the exponent:



Chart

Description automatically generated


Subtraction, where the larger exponent remains the same:



Chart, line chart


Description automatically generated

Subtraction, where the larger exponent falls by 1:



Chart


Description automatically generated



A picture containing chart


Description automatically generated

Subtraction, where the larger exponent falls by 5 (arbitrarily):



Table


Description automatically generated with medium confidence

Subtraction, where the mantissa falls to zero because of the sum of the mantissas is zero:

Chart

Description automatically generated


Subtraction, where the mantissa falls to zero because the exponent shift:



Chart

Description automatically generated

Special case, where the floating points are identical (we take the sign of the second argument in that case):




Chart

Description automatically generated

SUB:

Here we only show two tests, as FSUB is identical to FADD, just with the sign bit flipped.


Subtraction with same sign bits:



Graphical user interface, text, application, chat or text message

Description automatically generated

Subtraction with opposing sign bits:




Graphical user interface, text, application

Description automatically generated

MUL:


Infinity:



A picture containing diagram

Description automatically generated


Zero:



A picture containing diagram

Description automatically generated


Infinity X zero:



Diagram

Description automatically generated with low confidence


Big X small:



Text


Description automatically generated with medium confidence

Small X small = zero

Table

Description automatically generated


Small X small = zero



Table

Description automatically generated


Negative X negative:



Text, letter

Description automatically generated


Negative X positive:



A picture containing text

Description automatically generated


Exponent check:



Table

Description automatically generated

Regular multiplication of 13.78 and 207.13 with the expected result of 2854.2515:




Text, letter

Description automatically generated

Cutting the mantisa:

The multiplication of 1.5621186\*10^-2 with 1.5621185\*10^-2 should yeild 2.440214364..\*10^-4,

But instead, it will yield a smaller value (2.4402143\*10^-4) due to the finite representation span of the matissa bits.




A picture containing letter

Description automatically generated

DIV:


Divide a number by itself results in 1:



A picture containing diagram

Description automatically generated


Divide a negative number by itself results as 1:



Diagram

Description automatically generated with medium confidence


Divide a positive number with a negative with same absolute value:



A picture containing diagram

Description automatically generated


Divide a positive number with a negative with same absolute value, reversed:



A picture containing diagram

Description automatically generated


Positive infinite result:(very large number divided by very small number):



A picture containing diagram


Description automatically generated

Positive zero result:(very small number divided by very large number)



A picture containing diagram


Description automatically generatedZero divide by any number:



Text, letter

Description automatically generated

Positive zero divided by a negative number:




Text, letter

Description automatically generated


This result is a negative zero. We chose to implement negative zero in order to stay consistent.

Big divide by Small (non infinity):



A picture containing text


Description automatically generated



Text, letter


Description automatically generated

Small divide by Big (non zero):



Text

Description automatically generated



Text

Description automatically generated

SQRT:

Square root of 4047.891845703125 = 63.62304493

Test results:

A picture containing background pattern

Description automatically generated

Design result:

Original: B 01000101011111001111111001000101

1: B 10111100010000101011100000000000

2: B 00111111100000001100001010111000

3: B 00111111100000001100001000100100

4: B 00111111100000001100001000100100

5: B 00111111100000001100001000100100

Final: B 01000010011111100111110111111101

The final result is: 63.6230…


MIN\_MAX:

**FMIN: (RM=000)**

Same number:

A picture containing chart


Description automatically generated



Negative and positive:

A picture containing text

Description automatically generated




Same sign:

Determine by exponent:


A picture containing table

Description automatically generated



Table


Description automatically generated with medium confidence



Determine by mantisa:


A picture containing diagram

Description automatically generated



A picture containing diagram

Description automatically generated




**FMAX: (RM=001)**

Same number:

A picture containing chart


Description automatically generated



Negative and positive:

A picture containing text

Description automatically generated




Same sign:

Determine by exponent:


A picture containing table

Description automatically generated



A picture containing text


Description automatically generated



Determine by mantisa:


A picture containing table

Description automatically generated



A picture containing diagram

Description automatically generated




COMPARE:

**Less\Equal: (RM=000)**

Determine only by sign:

Table


Description automatically generated with medium confidence



Determine by exponent (for same sign):

A picture containing chart


Description automatically generated



Determine by mantisa (for same sign and exponent):

A picture containing diagram


Description automatically generated



equal:

A picture containing diagram

Description automatically generated




**Less Than: (RM=001)**

Determine only by sign:

A picture containing diagram


Description automatically generated



Determine by exponent (for same sign):

A picture containing table


Description automatically generated



Determine by mantisa (for same sign and exponent):

A picture containing table


Description automatically generated



equal:

Table

Description automatically generated with low confidence




**Equal: (RM=010)**

Determine only by sign:

A picture containing chart


Description automatically generated



Determine by exponent (for same sign):

A picture containing table


Description automatically generated



Determine by mantisa (for same sign and exponent):

A picture containing chart


Description automatically generated



equal:

Table


Description automatically generated



As shown above, we tested our operations logic design with various inputs. We have covered all of the corner cases of our implemented operations in order to have good code coverage of our hardware. In every unit we tested all the corner cases, and therefore all our code was covered.

Pipeline tests:


Instruction Fetch:




Notice that ‘halt’ prevents the instruction to be written, hence stopes the pipeline.

Instruction Decode:

Sets the right value to the registers[[2]](#footnote-3):



Writes the values correctly when changed input: (notice that during halt the input from IF is steady)



ALU:

Using

Rs1 (register 1)= 01001010101100100010100100011111

Rs2 (register 2) =11000100000011110001101011110010

Instructions (FADD, FSUB, FMUL, FDIV, FSQRT ,FCMP):

00000000001000001111000111010011

00001000001000001111000111010011

00010000001000001111000111010011

00011000001000001111000111010011

01011000000000001111000111010011

10100000001000001111000111010011

Simulation:

FADD result: [0 ,1 ,0 ,0 ,1 ,0 ,1 ,0 ,1 ,0 ,1 ,1 ,0 ,0 ,1 ,0 ,0 ,0 ,1 ,0 ,0 ,1 ,0 ,0 ,1 ,0 ,1 ,0 ,0 ,1 ,1 ,0]

FSUB result: [0 ,1 ,0 ,0 ,1 ,0 ,1 ,0 ,1 ,0 ,1 ,1 ,0 ,0 ,1 ,0 ,0 ,0 ,1 ,0 ,1 ,1 ,0 ,1 ,1 ,0 ,0 ,1 ,0 ,1 ,1 ,1]

FMUL result: [1 ,1 ,0 ,0 ,1 ,1 ,1 ,1 ,0 ,1 ,0 ,0 ,0 ,1 ,1 ,1 ,0 ,0 ,1 ,0 ,1 ,1 ,1 ,1 ,0 ,1 ,1 ,1 ,0 ,0 ,0 ,1]

FDIV result: [1 ,1 ,0 ,0 ,0 ,1 ,1 ,0 ,0 ,0 ,0 ,1 ,1 ,1 ,1 ,1 ,0 ,1 ,0 ,1 ,1 ,0 ,1 ,0 ,1 ,1 ,1 ,0 ,1 ,0 ,1 ,1]

FSQRT result: [0 ,1 ,0 ,0 ,0 ,1 ,0 ,1 ,0 ,0 ,0 ,1 ,0 ,1 ,1 ,1 ,0 ,0 ,0 ,0 ,0 ,0 ,1 ,1 ,1 ,0 ,0 ,1 ,1 ,1 ,0 ,1]

FCMP result: [0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0 ,0]

Design:

FADD:



FSUB:



FMUL:



FDIV:



FSQRT:

Graphical user interface, application

Description automatically generated

FCMP:



Memory:

Single address, reading and writing (there was a bug in the previous project!)

Notice that the data is zero at first, but we get the correct values after inserting them.

A picture containing diagram

Description automatically generated

When halt is used, no data is written into the memory or from the memory, as needed:

Graphical user interface, application, table, Excel

Description automatically generated

When we only write to the memory, nothing is read outside

A picture containing diagram

Description automatically generated

When writing and following the input we try reading, the last value is saved and steady, as needed:

Graphical user interface, application

Description automatically generated

…

Synthesis

After completing the design and verification of our CPU, we compiled and synthesized our design. We got the following results:

As for the physical layout, we have achieved the following:

A screenshot of a computer

Description automatically generated with medium confidence

A screenshot of a computer

Description automatically generated with medium confidence

Moreover, overall we had the following area, power, and timing:

Area:

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

Report : area

Design : RISC\_V\_Top\_FP

Version: R-2020.09-SP2

Date : Mon Jan 10 10:10:00 2022

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*\*

Library(s) Used:

tsl18fs120\_typ (File: /tools/kits/tower/PDK\_TS18SL/FS120\_STD\_Cells\_0\_18um\_2005\_12/DW\_TOWER\_tsl18fs120/2005.12/synopsys/2004.12/models/tsl18fs120\_typ.db)

Number of ports: 14432

Number of nets: 77928

Number of cells: 64600

Number of combinational cells: 60588

Number of sequential cells: 3615

Number of macros/black boxes: 0

Number of buf/inv: 14427

Number of references: 23

Combinational area: 84086.750000

Buf/Inv area: 12769.000000

Noncombinational area: 17594.000000

Macro/Black Box area: 0.000000

Net Interconnect area: 39417.492536

Total cell area: 101680.750000

Total area: 141098.242536

Power:

Global Operating Voltage = 1.8

Power-specific unit information:

Voltage Units = 1V

Capacitance Units = 1.000000pf

Time Units = 1ns

Dynamic Power Units = 1mW (derived from V,C,T units)

Leakage Power Units = 1pW

Cell Internal Power = 30.5327 mW (90%)

Net Switching Power = 3.2875 mW (10%)

---------

Total Dynamic Power = 33.8201 mW (100%)

Cell Leakage Power = 2.2477 uW

Internal Switching Leakage Total

Power Group Power Power Power Power ( % ) Attrs

--------------------------------------------------------------------------------------------------

io\_pad 0.0000 0.0000 0.0000 0.0000 ( 0.00%)

memory 0.0000 0.0000 0.0000 0.0000 ( 0.00%)

black\_box 0.0000 0.0000 0.0000 0.0000 ( 0.00%)

clock\_network 0.0000 0.0000 0.0000 0.0000 ( 0.00%)

register 28.5306 3.7978e-02 4.6768e+05 28.5690 ( 84.47%)

sequential 0.0000 0.0000 0.0000 0.0000 ( 0.00%)

combinational 2.0016 3.2495 1.7800e+06 5.2529 ( 15.53%)

--------------------------------------------------------------------------------------------------

Total 30.5322 mW 3.2875 mW 2.2477e+06 pW 33.8219 mW

timing:

data arrival time 26.71ns

The final clock cycle we achieved was 26.71 nano-second.

Timing is quite long due to complicated calculations, especially in the division and multiplication. We chose to implement this operation on a single clock for simplicity and better power performance, due to the absence of temporal registers in the process.

Summary

The complexity of FP-32 CPU implementation was caused mainly due to the complex computation of the different mathematical computation, in comparison to Integer operations.

For the simple operations, such as comparison, addition and subtraction, the implementation was mostly straight forward and did not require much complexed planning.

On the other hand, for the more complex operations we had a few decisions to make regarding the logical implementation method. We chose to try and implement different operations using different approaches, and we can see different pros and cons for each one:

* For multiplication and division, we decided (along with our advisor) to implement the operations in a single clock cycle. While keeping the logic of the whole CPU simpler and reducing the use of temporal registers needed for calculations, we also paid a price by extending our clock cycle due to the long calculation process of these two operations. The trade of was between shorter cycle and more complex (and therefore more power absorbent) implementation and we chose to implement these operations on a single cycle.
* For square-root (SQRT) we decided to implement the operation with Taylor expansion by approximating the value around the square root of the exponent alone. We did it for two reasons:
  + Unlike all other arithmetic operations, there is no simple logic flow for square root, due to the complexity of the operation itself.
  + When implementing an operation that is complicated, the cost of not dividing it to a few cycles will be too high, because the latency would be at least as much as the other operations. On the other hand, dividing it into a few cycles does not require many additional resources. Therefore, the tradeoff can be advantageous.

As for the non-arithmetic operations, their design was relatively simple to plan and implement. They served as helpful self-validation that we were on the right track.

Sources and bibliography

[1]The RISC-V Instruction Set Manual

Volume I: User-Level ISA

Document Version 2.2

[2]William Stallings, computer organization and architecture 6th edition

[3]Floating-Point Division and Square Root using a Taylor-Series Expansion Algorithm, Taek-Jun Kwon, Jeff Sondeen, Jeff Draper University of Southern California / Information Sciences Institute Marina del Rey, U.S.A. {tjkwon, sondeen, [draper}@ISI.EDU](mailto:draper%7d@ISI.EDU)

[4]Floating-point Square Root Calculation Arithmetic Based on Taylor-Series Expansion and Region Division, Jianglin Wei, A. Kuwana, H. Kobayashi K. Kubo, Y. Tanakas

1. According to The RISC-V Instruction Set Manual Version 2.2, May 7, 2017 [↑](#footnote-ref-2)
2. With register file set for this test to: A picture containing text

   Description automatically generated [↑](#footnote-ref-3)